The concept describes an efficient implementation of an IEEE 754 single precision floating point multiplier using reversible logic targeted for Xilinx Virtex-4 FPGA. Reversible logic is used to reduce the power dissipation as compared to classical logic and do not loss the information bit which finds application in low power computing, quantum computing, optical computing, and other emerging…